A high speed ECL multiplexing unit which accepts 4 channels of data and control information is described.
INTRODUCTION
Reflecting the trend towards PCM transmission systems in telecommunications, several high speed digital multiplexing systems have been reported in recent years. -4 These include methods for tackling various multiplexing problems such as jitter, justification, error checking and channel synchronisation. This paper describes one part of a high speed multiplexing unit, the unit which accepts data streams from several channels and transmits them in a single ordered stream over a broadband link. The input channels, previously synchronised, would need to contain in addition to the data, any necessary control information such as frame words and justification digits.
Unless a system can be made on a single chip careful partitioning into subsystems is necessary to obtain the maximum speed benefit from the available technology. Propagation Assembly begins by mounting the substrate in the header using an epoxy conducting compound. Next chip capacitors are soldered into position to be followed by the beam lead components which are pressure bonded using a thermal wedge tool (300C). Connection from substrate to package pins is by a gold wire ball bond. The assembled multiplexer is shown in Figure 7. 
RESULTS
For gate circuits a simple d.c. probe test was sufficient to determine good chips but the flip-flops oscillated under similar test conditions. Instead a toggle test circuit using 502 microstripline probe connections to the chips was preferred. The output was observed on a sampling oscilloscope and, although a tedious method, it was always dependable. The gate performance can be judged from the waveform to be seen in Figure 9 . Propagation delay is 400 ps and rise and fall times average 900 ps. The flip-flop toggle frequency waveform is shown in Figure 10 . Toggle 
